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Abstract
Deep packet inspection is a means of ensuring network security and eliminating
malicious activity by scanning the contents of packets for threats. Deep packet inspection
analyzes each packet on an individual basis to ensure that it does not exhibit a malicious
signature. As network link speeds increase as well as the number of threats, it becomes
increasingly difficult to scan for threats in real time. As a result, costly and very specialized
hardware implementations were designed to handle the demand of scanning packets at high link
rates.
It is common that packets from the same session arrive out of order at inspection points.
As a result it is possible that a signature can exist across the boundaries of two different packets
and a scanner will miss a potential threat. The IBM Cell Broadband Engine was selected to
group packets of the same session together prior to scanning because it offered a cost effective
solution compared to specialized hardware. By having the ability to scan across packet
boundaries one achieves a greater degree of threat detection and characterization of traffic.
This thesis investigates the performance achieved by using the Cell processor as a
preprocessor to group packets from the same network sessions together for scanning across
packet boundaries. The implemented sessionizer was capable of processing network traffic at a
worst case rate of 3 Gb/s and a best case of 20 Gb/s with four out of eight available synergistic
processing elements.
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Chapter 1

Introduction

Packet inspection is a method of scanning network traffic for security threats and
malicious activity by analyzing the contents of packets. Networks utilize a combination
of traffic inspectors called network intrusion detection systems, spam filters and firewalls
to take preventive security measures against harmful network traffic. At the root of the
three systems mentioned is a packet inspection engine that characterizes whether network
traffic is suitable to enter the network or whether it should be denied entry.
A packet is a discrete unit of memory which is used by networks to transfer data
from one point to another point and is composed of two parts: the header and payload.
The packet header contains the necessary information for delivery from source to
destination, such as port and internet protocol numbers. The payload of a packet resides
after the header and is the actual data that is being transferred.
Depending on the size of the data to be transferred it will be chunked into
multiple payloads for delivery by multiple packets. An example would be if a data
source is 3000-bytes then three 1000-byte payloads could be formed. The three packets
would be sent from the source in order, but due to network delivery could arrive at the
destination out of order in any possible combination. If the packets need to be reordered,
the destination system will then order the packets accordingly to reconstruct the original
data transferred.
Deep packet inspection is a technique of analyzing each packet’s header and
payload on an individual basis to ensure that it does not contain a malicious signature.
As time continues and technology advances network links speeds are continually
1

increase. In addition, as time progresses the number of malicious network signatures also
increases. To be able to scan traffic for a growing number of threats on increasingly high
data link networks, costly and specialized FPGA and ASIC solutions have been
developed. Software solutions do exist, but they cannot process high link rates; however
they offer great flexibility in scanning different parameters. FPGA and ASIC solutions
are very fast, but do not have the same scanning flexibility that software can provide.
It is possible that packets from the same session arrive out of order at inspection
points. A problem that can occur is that a signature exists across the boundaries of two
different packets and a scanner will miss the threat because only part is capable of being
scanned. To complicate matters, when packets arrive out of order it makes it a very
challenging problem to scan packet boundaries for complete signatures. Current
technology solutions cannot account for real-time out of order packet scanning because of
the resources it requires.
The IBM Cell Broadband Engine was selected to overcome this problem by
grouping packets of the same session together prior to scanning. The Cell processor
offers a cost effective solution compared to specialized hardware. In addition, the Cell
offers the ability to have the flexibility of scanning parameters by software with the
speeds achievable by FPGAs and ASICs. Having the ability to scan across packet
boundaries allows a greater degree of threat detection and characterization of traffic than
traditional packet scanners. Scanning across packet boundaries is an advanced form of
inspection called cross packet inspection. This research advances deep packet inspection
techniques by allowing cross packet inspection to occur in real-time for high link rates.

2

The next chapter focuses on the background of packet inspection and how it
applies to sessionization. The Cell architecture is explained as well as it lends itself to
the sessionization problem. The remainder of the thesis focuses on design,
implementation, results, and conclusions. The design chapter discusses a high end
commercial design, and a low cost design using a widely available gaming console which
has a Cell processor. The implementation chapter focuses primarily on the software of
the low cost sessionization design. The results chapter discusses how well the Cell
processed simulated network traffic. Finally the conclusions and future work chapter
describes the performance gains of the Cell architecture with sessionization and how this
work can be extended.

3

Chapter 2

Background

This chapter discusses the background and importance of packet inspection
technologies as they relate to network security. The limitations of deep packet inspection
are discussed and provide a basis for why cross packet inspection is a better method for
scanning packets than traditional packet scanners. In addition, the Cell architecture is
described in detail focusing on four main components of its design. Finally the last
section illustrates why the Cell processor design lends itself for a flexible, fast and cost
effective solution for performing sessionization.

2.1. Packet Inspection
There is a great demand for technologies that monitor network traffic for
malicious activity such as viruses, worms and harmful network attacks. Network traffic
is monitored by analyzing the contents and characteristics of packets corresponding to a
specific network connection. Packets pass through a firewall which keeps track of the
state of a connection such as ports and internet protocol addresses. In addition the
firewall has an intrusion detection and prevention scheme which determines how the
packet should be handled. If the packet does not have the signature of something
malicious then it is free to pass in the network. However, if the packet resembles
characteristics of a known threat then it is detected and prevented from continuing to pass
through the network.
The first firewalls in the early 1990s were very simple packet filters which only
looked at the header of a packet – a process called shallow packet inspection. The header
contains routing information, and other control information for successful delivery of a
4

packet. Shallow packet inspection gives very limited knowledge of the threat of a packet.
As time progressed firewalls became more sophisticated and began to analyze the
payloads of each individual packet. This form of scanning the payload, called deep
packet inspection, offers significantly more reliability in detecting threats. Each packet
payload can be scanned for a known threat against a dictionary of keywords.
As network speeds transitioned from 100 Mb/s to 1 Gb/s to 10 Gb/s, it became
increasingly more difficult to scan for threats in real time. It becomes nearly impossible
for a traditional computer to keep up with scanning and processing of all packets at 10
Gb/s. As a result very specialized ASICs and FPGA network processors were designed
to handle the scanning of packets for increasing network speeds. These specialized
designs are expensive ranging from low end solutions that start at fifty thousand dollars
to high end systems with price tags in the hundreds of thousands. A company by the
name of Procera Networks has a traffic monitoring solution that costs $800,000 to handle
10 Gb/s traffic [10]. While 10 Gb/s is the current standard, industry has already begun to
issue future standards for Ethernet to operate at 100 Gb/s in the future of a few years [11].
This ten times increase from 10 to 100 Gb/s will make it even more difficult to process
traffic and scan for threats [6].
The Cell processor is a uniquely designed multi-core heterogeneous architecture
with a tremendous amount of internal bandwidth. Instead of being able to transfer data at
gigabits per second, the Cell can easily perform direct memory accesses asynchronously
at tens of gigabytes per second across multiple specialized processors. The ability to
transfer data at an order of magnitude higher that network links coupled with multiple
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processors makes it a very attractive system for processing high speed network traffic
traditionally not possible by commercial of the shelf.

2.2. Overview of the Cell Architecture
The Cell Broadband Engine Architecture (CBEA) was a joint effort between Sony
Computer Entertainment, Toshiba and IBM to create a new high performance processor
that was cost effective and power efficient under a variety of different computationally
intensive workloads. The processor underwent development in early 2001 and is most
mostly widely recognized in the Sony PlayStation 3 gaming console which was released
during mid November 2006. While the gaming industry has a large demand for high
performance, the Cell can be found in a variety of other industries.
The Cell Architecture is a novel heterogeneous processor design that consists of
four main components that work together: one Power Processing Element (PPE), eight
Synergistic Processing Elements (SPEs), one Element Interconnect Bus (EIB) and one
Memory Interface Controller (MIC). The Cell is often referred to as a “system on a chip”
because it connects a generic processor with eight specialized processors over a high
speed ring interconnect. In Figure 1, there is an illustration of the architecture of the Cell
processor.

6

Figure 1: Cell Processor Block Diagram

The power processing element (PPE) is a generic stripped down version of a core
compliant power processor which is responsible for running the operating system and
performing the synchronization between the other synergistic processors. The PPE has a
software managed 512-KB L2 cache, as well as an Altivec engine. In many regards the
PPE acts as a watchdog for the other aspects of the system. In addition since the core
processor is a power pc, any previous code written for a power pc is compatible.
The real computational performance behind the Cell is leveraged from usage of
the eight Synergistic Processing Elements (SPEs) that exist per chip. SPEs are
specialized RISC processors with SIMD instructions, which have traits of both that
resemble a tradition central processor and digital signal processor. Each SPE has its own
256-KB chunk of memory called Local Store (LS) which is used for both data and
program instructions. In addition there are 128 registers, each 128 bits wide, for integer
and floating point SIMD operations. One of the most unique and important aspects of the
SPE is the Memory Flow Controller (MFC). The MFC consists of a DMA controller,
memory management unit, and a synchronization mechanism to handle memory requests.
7

The SPEs, PPEs and main memory are all connected over a high speed four-lane
ring bus called the Element Interconnect Bus (EIB). The ring has two clockwise and two
counterclockwise rings which are directly connected to the MFC of each element. The
EIB is another very important aspect of the Cell because it efficiently manages all DMA
requests. The EIB has an arbiter that delegates the most efficient path around the ring for
each request. The Cell EIB has a peak theoretical aggregate bandwidth of 204.8 GB/s
across SPEs. In practice this peak bandwidth is difficult to achieve because there are a
variety of factors that affect performance such as memory alignment, DMA transfer size,
buffering techniques, synchronization methods and processor affinity. The bandwidth of
all SPEs accessing main memory is 25.6 GB/s - again subject to specifics of usage.

2.3. Cell Accelerated Packet Inspection
The internal bandwidth of the Cell processor is on an order of magnitude faster
than the highest current operating speed of network lines at 10 Gb/s. The Cell processor
is easily capable of transferring memory at gigabytes per second as opposed to gigabits
per second. The high internal bandwidth of the Cell as well as a fine controlled DMA
engine made it a suitable candidate for processing packets. It has been shown that the
Cell could perform deep packet content scanning of traffic with two SPEs at 10 Gb/s
using a deterministic finite automata approach [6].
A major advancement over deep packet inspection is to perform cross packet
inspection. Cross packet inspection is packet inspection in which a contiguous group of
packets belonging to the same unique network stream are scanned. Cross packet
inspection reduces the risk of missing threats because the scanned packets are now part of
8

one continuous flow. The Cell’s DMA engine is very capable of performing the memory
transfers needed for grouping packets for cross packet inspection.
Packets are transferred over a network in a variety of sizes. TCP network data is
typically between 40 and 1500 bytes in size. TCP data orders the packets by a sequence
number so that data can be reconstructed in order upon delivery. Deep packet inspection
engines are only scanning 40 to 1500 bytes of data at any given time. However, cross
packet inspection gives the ability to scan kilobytes to megabytes or more depending on
how large of a session is collected. Thus cross packet inspection offers a much larger
window of scanning, so fewer threats are missed.
If a malicious activity signature occurs across the boundary of two packets then a
deep packet scanner would miss the threat. However, if one were able to order all the
packets associated with a particular network flow or unique session then one could scan
across the boundaries of each individual packet and treat it as a large packet. The large
packet could then be fed to a packet scanner so that threats would not be missed. In
addition, this allows for full reconstruction and characterization of data.
Instead of being limited to the contents of single packets, one can now scan the
data across all the packets at once and characterize the activity in real time. This process
of storing all packets in order requires a high internal bandwidth and a fair amount of
memory. The Cell processor’s internal bandwidth capable of 25.6 GB/s makes it possible
to process much slower 10 Gb/s packets. In addition, it has enough space to track a
substantial number of unique session flows with a specified amount of memory allocated
to each session.

9

2.4. Chapter Summary
This chapter has discussed the problem and limitations of current deep packet
inspection technology. Deep packet inspection is limited to a per packet inspection
which limits the amount of data that can be scanned. Packets sent in order can arrive out
or order at inspection points making scanning across boundaries impossible. The high
internal bandwidth of the Cell processor makes it possible to group same session packets
together so they can be scanned in order and perform a much richer threat detection
called cross packet inspection. This thesis investigates replacement of deep packet
inspection with cross packet inspection technologies, just as shallow packet inspection
was replaced by deep packet inspection.

10

Chapter 3

Design

This chapter discuses the design of two Cell based network sessionizers. The
design uses the high performance Cell processor systems available from IBM such as a
QS21 blade server. After the commercial blade server design is discussed, it is shown
that the system can be ported to an inexpensive and widely available Sony PlayStation 3
(PS3) gaming console that also utilizes a Cell processor for a low cost implementation.
The PS3 has less memory and fewer synergistic processors than the commercial system,
but the concepts and software design parallel the same implementation choices of the
high performance system. The PS3 design was implemented and used to collect all
results in this paper.
The high performance sessionization system design is composed of a hybrid
configuration that consists of a Cell blade server and an x86 server connected over high
speed infiniband cabling. The PS3 implementation lacks the second x86 server or the
high speed interconnect cabling. While the hardware configurations are different, the
software components are exactly the same. The sessionization software components are
broken into session data structures, streaming framework, memory management scheme,
session aging and Cell specific optimizations.
The session data structures are necessary for encapsulating network packets in a
manageable way. The streaming framework section explains the details of how to
process packets and store them. The streaming framework was implemented using two
models: shared and distributed memory model. Each of the streaming models is
discussed in its own separate section. The memory management scheme is aimed at
11

efficient storage on the Cell. Session aging is the practice of freeing memory when a
session is ready for processing. Lastly, there are Cell specific optimizations that can be
implemented to enhance performance.

3.1. Overview of the Hardware Architectural Design
Sessionization of network traffic is a very broad topic because there are many
different protocols and fragmentation/retransmission issues that one has to consider. As a
result of this complexity, design choices were made that stripped away nonessential
details and focused on a narrow subset of the problem. The following sections focus on
the design of a commercial sessionization system that would be capable of processing
real-time encapsulated UDP or TCP traffic at high data rates. Issues of packet
retransmission/fragmentation are ignored.
Due to a limited budget and high cost of infrastructure needed for testing, a base
system was implemented that simulated traffic and lacked a real high speed link for
processing. The intent of this thesis is to prove that the low cost sessionizer could
process simulated traffic first to justify the further development and testing costs of an
actual sessionization system with high speed data links connected.
The following sections focus first on a commercial host system for delivering
high speed traffic to a Cell blade server. The Cell blade server is discussed as well as
how there are enabling technologies to connect a Cell server to another server at 10 Gb/s.
The I/O technologies include high speed interconnect cabling, and a short background on
high speed networking cards with a discussion of how they achieve their performance.
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This section ends with discussing the less complicated Sony PlayStation 3
implementation used for collecting results.

3.1.1

High Performance Servers

The current versions of the IBM Cell based blades only have a few gigabytes of
main memory on them. As a result, applications have to use memory as efficiently as
possible. In the case of sessionization, the system utilizes all of the available memory to
construct sessions in memory with as memory packets as possible. With traffic entering
the system at 10 Gb/s or approximately 1 GB/s memory becomes a scarce resource very
quickly. To overcome this memory problem a pre-buffer on another system becomes
extremely useful.
Any high performance x86-server with 64-GB of main memory or more would
greatly mitigate the memory buffer problem. A high performance server connected to a
Cell blade over a high speed network card that supports 10 Gb/s, which utilizes either the
Open Fabrics Enterprise Distribution (OFED) software stack, Message Passing Interface
(MPI), or similar technology, would make it possible to process traffic in real-time. The
Cell would then be responsible only for processing the packets it receives from the host
and performing the sessionization.
The benefit of this configuration is that the server could also be used to load
balance traffic from multiple sources to be used across multiple sessionization systems by
performing a very simple hash on the packets and assigning their hash to a specific Cell.
Depending on the desired performance needed, one could scale the system across
multiple sessionizers until required results are achieved.
13

The host server is not necessarily a crucial element of the commercial sessionizer
design but is highly recommended because it provides options for load balancing,
extended memory, and also a rich testing environment. The host server could be used to
supply network snapshots to the Cell sessionizer. Having a host with much main
memory allows for long test scenarios that could be streamed to the Cell blade. By
having repeatable test scenarios and the ability to characterize data, the sessionization
system could be continually refined. The limited memory on the Cell makes it difficult to
test long trace files and still have memory available to sessionize.

3.1.2

High Performance Networking

This section discusses technology available to connect a Cell blade to another
server at 10 Gb/s. It is desirable to have the ability to stream input into the Cell faster
than the incoming rate of the buffering host server to ensure there is no packet loss. One
known solution is to use products provided by either Mellanox Technologies or Chelsio
Communications which make high-speed I/O cards that support high performance
networking at 10 Gb/s and above [12].
These cards are designed to utilize infiniband cabling and implement a TCP stack
in hardware which provides high bandwidth, low latency interconnect transfers between
systems. By having the TCP stack implemented in the card’s hardware, the amount of
CPU utilization required is drastically reduced compared to other transports methods
which do not utilize this technique. Keeping CPU utilization low allows the processor to
work on sessionization computations rather than to devote limited resources to I/O
communication.
14

Having the TCP stack in hardware allows use of a feature of the cards to perform
Remote Direct Memory Access (RDMA) across systems. RDMA is the ability to access
memory on a host via the network card with minimal CPU intervention. This feature is
an extremely useful because it eliminates the need to copy memory to a system and then
have the CPU process it. Instead, there is a “zero-copy” related to the RDMA, in which
the memory is just transferred without wasting CPU cycles. In the case of network lines
operating at gigabits per second performing zero copies via RDMA is very efficient
because it eliminates all of the extra copies traditionally incurred.

3.1.3

Low Cost Sony PlayStation 3 Implementation

Whereas the preceding sections established the groundwork for a full fledged
sessionization system capable of processing real network traffic, the purpose of this thesis
is to demonstrate that simulated traffic can be processed internal to the Cell as
justification for the future costs of developing a full-fledged system. The PS3 is a
gaming console that has a Cell processor in it that one can use for programming.
Compared to the high performance blade center, the PS3 lacks a some major
features. The QS21 blade center has 2GB of memory with two Cell processors connected
over a coherent interface. This allows the QS21 to have two PPUs and a total of 16 SPEs
to perform sessionization. The PS3 only has 256 MB of available memory with 1 PPU
and 6 available SPEs. While the Cell processor has 8 SPEs, only 6 are available on the
PS3 because 1 SPE is always disabled because it may have been damaged during the
fabrication process, and the other SPE is used by the PS3 hypervisor to manage the
operating system [13].
15

Other than these hardware differences, the PS3 has the exact same Cell processor
that is found in a high performance blade server. The PS3 serves as a cost effective
solution for developing applications on the Cell without having the need to purchase a
blade server chassis and the individual blades to populate the server.

3.2. Overview of the Software Design Considerations
The most important aspect of this research is the software design. The Cell can be
a difficult architecture to program with certain design choices. Most of these design
choices concerned proper usage of the Cell’s DMA engine to transfer data as efficiently
as possible. In addition, synchronization of events is an important detail to keep the
system constantly processing data without stalling.

3.2.1

Operating System

Programming on the Cell processor is accomplished by utilizing the Cell Software
Development Kit (SDK). Cell blades run PPC versions of the Linux kernel. The OFED
and SDK require specific versions of the Linux kernel for their respective versions. One
cannot put just any version of the Linux kernel on the host or Cell. A compatible version
of Linux and its appropriate distribution (e.g. Redhat, Fedora, SUSE, etc) have to be
selected to satisfy networking and SDK requirements.
The PS3 operating system has a very straightforward option to enable dual
booting with the drive portioned and Fedora installed. Once Fedora is on the system, the
SDK can be installed, and one can write software to target the SPEs. There is very little
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difference between the blade center and PS3 in terms of installing the operating system to
be used with the SDK when network cards are not involved.

3.2.2

Session Data Design Consideration

The session data structure is a crucial part of the sessionization system. It is the
structure that encapsulates a packet so that a session can be created, retrieved and
destroyed. The session data structure needs to be aligned on the Cell for optimal DMA
performance. The ideal data structure would be aligned in main memory at 128-byte
boundaries and would be composed of 128-byte chunks. It has been demonstrated that
the Cell processor has better DMA performance when data is aligned in memory in this
way [7].
As packets enter the Cell processor there needs to be a quick and efficient means
for session retrieval. A session can be uniquely identified by the source port, destination
port, source IP address, and destination IP address taken from a packet header. When this
four-tuple is hashed together, a unique hash value can be generated for quick look up in a
hash table to retrieve a session for modification. While the Cell processor could perform
this hash, it would be more efficient if another processor has already done the hash so the
Cell just performs lookups.
Depending on the hash function chosen and the rate at which packets enter the
system, hash table collisions will occur at various rates. For the implementation in this
thesis, collisions of sessions are not investigated. It is assumed that, if a collision is
detected, then the packets will simply be dropped.
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3.2.3

Streaming Framework

There are two aspects of the streaming framework for the sessionization problem.
The first aspect is streaming network traffic from a host server to the Cell. The second
phase is the internal synchronization of streaming received data from the PPU to the
SPUs for processing. The host system is responsible for capturing packets and sending
them to the Cell system. The host is also responsible for pre-hashing the tuple values of
packets prior to reaching the Cell to be able to load balance across multiple sessionizers
and across multiple SPEs. This aspect of preprocessing is not investigated here.
The internal streaming from PPE to SPEs can be implemented in two different
ways: synchronous, shared memory or asynchronous, distributed memory. The SPEs are
then allowed to process that single buffer in parallel by sessionizing only packets related
to hashes associated with that particular SPE. Once all of the SPEs are done processing
that buffer another one can be read and processed in unison.
The second method is to have all of the SPEs operating asynchronously and
processing multiple distributed buffers. Each SPE is given buffers filled with packets
that hashed to that particular SPE. Once a SPE is near completion with its current buffer,
another buffer will already be in the DMA queue. This technique keeps an SPE
constantly busy with multiple buffers and does not have to wait on the completion of
other SPEs to process their portion of a shared load.

3.2.4

Memory Management Scheme

There are a variety of ways to store the sessions on the system but not all ways are
ideal for the Cell processor. The Cell architecture does not handle branching well, so
18

linked lists are a poor design choice. Performance is also directly related to the number
of DMAs. If an SPE has to follow many DMA links, than performance will be poor as
opposed if one can store sessions in a way that requires as few DMAs from main memory
as possible.
Unless a Cell system has more onboard main memory than currently available,
various tradeoffs exist for storing sessions on the system. Depending on the rate of traffic
into the system the memory to store packets fills quickly. One has the option to store
either fewer sessions with longer packet durations, or more sessions with fewer packets.
For the PS3 implementation a session aging scheme is beneficial in determining when to
flush older sessions to free memory for newer sessions.

3.2.5

Session Aging Scheme

Once a session is ready for processing it can be sent to another system to perform
a particular task. Memory cleanup has to occur once a session is sent for inspection, so
that new sessions can occupy the memory it was utilizing. In some cases, sessions may
last longer than the system can currently handle due to a low amount of available
memory. To deal with this problem, sessions can be aged by different triggering
mechanisms.
The two most obvious mechanisms are aging off by time and by memory
utilization. If a session lasts longer than a given amount of time, it can then be aged.
Another trigger for aging is to specify how much memory a session can utilize before it
needs to be aged.
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3.2.6

Testing Environment

The testing environment is a very critical portion of the system because one needs
to ensure that sessions are being stored properly. There are many packets being stored in
many different session locations, so it is critical to have the ability to know when errors
occur. The other purpose of the testing environment is to evaluate best case and worst
case scenarios through a very controlled environment. All packets will be generated in
the PPE of the Cell processor for usage with the developed streaming framework. In the
future this system can be adapted to test live data when a host system is connected.
The testing environment needs to have the ability to generate any number of
sessions with any number of packets. In addition to generating the sessions, the packets
need to be highly configurable so that a wide range of testing scenarios can be analyzed.
Configurable parameters would be header size, payload size, all header fields, and the
ability to fill the payload with any type of data.

3.3. Chapter Summary
This chapter has reviewed the hardware requirements and software considerations
for implementing two different sessionization systems. The first design discussed a fullfledged commercial sessionization system utilizing a high performance Cell motherboard,
high performance server, and high performance networking interconnects. To justify the
development cost of such a system, a low cost system consisting of a PS3 was designed.
session data structures, shared vs. distributed streaming frameworks, memory
management, aging scheme and testing environment design considerations were
discussed in detail.
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Chapter 4

Implementation

This chapter discuses the implementation of a Cell based network sessionizer on
the Sony PlayStation 3. The section describes each of the sessionization software
components: session data structure, shared vs. distributed streaming framework, memory
management scheme, and a memory cleanup aging scheme. A traffic generator was
created for simulating worst and best cases session scenarios with the ability to create
highly configurable traffic patterns.
The session data structures were created to locate sessions in an efficient manner.
The streaming framework details how packets were transferred via the DMA engine in
and out of main memory to the SPEs by a shared and distributed model. The memory
management scheme was designed to keep track of a fixed number of pre-allocated
sessions. Session aging was implemented in a variety of ways to free memory when a
session memory location was full. Lastly, this chapter also discusses a TCP modification
that was made to the structures that could be used to reorder out of order TCP traffic.

4.1. Software Implementation
The system was implemented on a PlayStation 3 using the Cell SDK 2.1 with the
Fedora 6 operating system. Software had to be designed for the two different types of
processors on the Cell. The power processor was used for setting memory and
scheduling tasks for the synergistic processors. The synergistic processors were
responsible for processing packet buffers they received and performing the appropriate
tasks.
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4.1.1

Power Processing Element

The power processing element on the Cell is not ideal for performing complicated
calculations because it was not designed for computation. The Power Processing
Element is better suited for allocating memory and synchronizing tasks to the synergistic
processing elements. With these design choices in mind, the PPE was limited to a very
specific set of tasks in the sessionizing system.
The first task delegated to the PPE was to pre-allocate all of the memory that the
sessionizing system would use from main memory. Memory allocation involved creating
buffers for the sessionization results, and reserving space processing of incoming packets.
The size, number of buffers and design choices of the memory allocation are discussed
further in the memory management section for both the PPE and the SPEs.
After all memory was allocated, threads were spawned to the desired number of
SPEs. The SPEs immediately blocked until the PPE signaled them to run on a per SPE
basis. The SPEs were blocking because the PPE was in charge of receiving incoming
packet data. Once the incoming packet data buffer was full, the PPE would signal to a
SPE to begin processing this buffer. Once the SPE was done with its buffer, another
buffer was sent, and the process repeated continually until signaled to stop.
The final tasks of the PPE were related to standard program cleanup. The PPE
blocked until all the SPE threads finished. After all the SPEs had completed their
execution, all memory that was previously allocated was de-allocated. The sessionizing
system was then free to exit safely. Table 1 below is a summary of the tasks performed
by the PPE for the sessionization system.
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Table 1: Power Processing Element Tasks

PPE Tasks
1.
2.
3.
4.
5.
6.
7.

4.1.2

Allocate Memory Buffers
Spawn SPE Threads
Read Packet Buffers
Signal SPEs for packet processing
Repeat Step 3 – 5
Wait for SPE threads to finish
Free Memory Buffers

Synergistic Processing Elements

The Synergistic Processing Elements (SPE) performed the calculations needed for
sessionization to occur. Their simple goal was to process packets as fast as possible with
as little delay as possible. The SPEs waited until packet buffers were ready, and then
processed each packet individually. Once a buffer of packets was completely processed,
a new buffer was received for processing until the entire system was stopped.
The SPEs started in a blocked state awaiting the signal for a buffer of packets.
Once the buffer of packets was received the SPE went through a series of steps. The first
step was to find how large the packet was. Once the packet length was determined, the
entire packet was copied into another buffer where it could be processed. The next step
was to compute a hash value to locate the session associated with the packet.
Once the associated session was found, the appropriate data session structure had
to be DMAed into the SPE from main memory. The data structure contained control
information such as how many packets were associated with the session, where the next
packet could be stored and the time from the last packet. The data structure is discussed
in more detail in the following section pertaining to memory management. Nonetheless,
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the session data structure was essential for retrieving, storing and aging sessions
appropriately.
Once the correct session structure was found, the packet pertaining to that session
could be stored in the corresponding location. Table 2 is a summary the order of the
tasks that needed to take place for the SPE to process packets related to various sessions.
Table 2: Synergistic Processing Element Tasks
SPE Tasks

1. Allocate Local Store Memory
2. Block Until Ready
3. Read New Packet Buffer
4. Find Start of Next Packet
5. Determine Packet Length
6. Copy New Packet into Local Buffer
7. Compute Packet Hash Value
8. DMA In Session Record
9. Check Record : Update
10. DMA Out Session Record
11. DMA Out Packet to Session
12. Repeat Step 4 - 12
13. Repeat Step 3 – 13

4.1.3

Session Data Structure

The session data structure (SDS) is one of the most important aspects of the
sessionization system. The SDS was used to keep track of the state of each session. The
SPE used this data structure to know where to store packets, when to age sessions, and
keep track of how many packets were in a session. It was found that that the SDS could
be stored in main memory or the SPE local store. Storing the SDS in main memory
allowed for a design that scaled sessions with the amount of available memory but had
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some performance degradation compared to storing in local store. However, storing the
SDS in local store offered higher achievable bandwidths but could not scale with the
addition of more memory.

4.1.3.1

Structure Stored in Main Memory

The session data structure was a 64-byte data structure that was read from main
memory into the SPE. The data structure was updated and then written back to main
memory after each packet was processed. The session data structure is shown in Figure 2
below.

Figure 2: Session Data Structure

When the Cell processor transfers data, it has to be aligned at 16-byte memory
locations; otherwise bus errors will occur. When data structures are multiples of 16-bytes
long then it makes DMA transfers easier to perform. The SDS maintained a structure
with 32 bytes of useful information and maintained another 32-bytes of unused space.
The unused buffer was maintained incase unforeseen session values were desired to be
kept track of that were not originally planned. Between the used and unused space the
SDS was a total of 64-bytes making it an ideal DMA transfer size.
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The age attribute of the SDS is a value used by the sessionizer to know when a
session should or should not be aged. The details of this value are explained in more
detail in the session aging section. The other values were used as session identifiers as
well as current state of the number of packets.
The hash value acted as a sanity check to verify that the hash was indeed the
correct value for the particular session. Its primary purpose was to verify that the DMA
worked correctly, and that the correct session was being processed. The source IP,
destination IP, source port and destination port of a packet were used as unique identifiers
in a 4-tuple for determining the hash of a session.
The hash is an important part of the memory management scheme. All sessions
are stored and retrieved by the value of their hash. For simplicity, a simple hash function
was chosen that merely performed an XOR on the values of the 4-tuple. The 4-tuple was
stored to ensure that a session was the correct session and that it was not a hash collision,
which occurs when the IP source, IP destination, source port and destination port do not
match.
The time, offset and number of packets attributes were used to keep track of the
packets associated with the session. The time was logged for the first incoming packet.
If future packets were longer than the aging threshold then the session was aged. The
offset attribute was used to direct where the next packet should be stored in memory.
The number of packets kept track of how many packets were added to the current session.
The reason for storing the session data structure allowed for the SPE to process an
arbitrary number of sessions. The SPE could process as many sessions as memory
existed to store their data structures. In the future when Cell based systems have more
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than 2-GB of main memory, more sessions could be addressed. For the case of the
PlayStation with 256-MB of main memory, session space was relatively limited.
An alternative to storing session data structures in main memory and transferring
them to local store was to allocate them directly in a SPE. The benefit of having the SDS
in the local store of the SPE meant that two DMA calls could be avoided which greatly
increased the achievable bandwidth. Instead of retrieving the SDS out of main memory
by DMA, waiting until it arrived, processing the structure and sending it back via DMA,
a simple check could be performed instead.
The downside of having the SDS in the local store is that the number of sessions
that could be tracked was limited to the space available in the SPE. As a reminder, the
SPE has only 256-KB of available memory for both instructions and data. Assuming that
128-KB of memory is free in the LS with a 64-B session data structure allows for only
2000 sessions to be tracked per SPE. In a system with 16 SPEs the maximum number of
sessions that can be tracked is then 32,000. The PlayStation scaled to 4 SPEs and was
capable of tracking 8144 sessions or 1024 sessions per SPE because slightly more than
128 KB was available. The performance of removing the DMAs associated with the SDS
had an impact and is discussed in detail in the results section.

4.1.3.2

TCP Modification

The Session Data Structure (SDS) could be modified slightly to account for
TCP/IP sequence information. A slight modification of the SDS involved adding the
TCP number of the first packet of a new session which is shown in Figure 3. If future
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packets are received out of order, it is then a trivial calculation to know where the next
sequenced packet should go.

Figure 3: TCP Modified Session Data Structure

In addition to modifying the SDS, a slight modification was made in the way that
sessions were stored in main memory. The memory allocated in main memory was
changed to store pointers for the TCP data. This modification of pointer memory is
further discussed in the next section related to memory management.
The memory management scheme for the sessionizer was designed to store a
fixed number of sessions at any given time. This design greatly simplified the
complexity of storing sessions by pre-allocating all of the necessary memory for session
storage. In the future a dynamic system might be desirable, but for now a static baseline
is implemented.
The memory management scheme uses a very simple and straight forward hash
table. A hash table was used because its simplicity offered performance in speed.
Instead of dynamically allocating memory as packets came in, all memory was preallocated. Memory was allocated as one large block, and within that block was divided
along session boundaries. The code was designed to allow for any configuration of
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session memory that the user wanted to allocate per session as long as it fits within the
initial configured memory block.
The following discussion is an example of a memory scheme that could be used
by a commercial implementation of the sessionizer with 64-KB session blocks and 1 GB
of free memory. The PS3 implementation actually used 16-KB session blocks with 256MB of free memory but for illustration purposes 1 GB will be used as an example. Using
this system configuration, one would be capable of tracking 16384 simultaneous sessions.
Again the number of sessions is solely limited by the amount of available memory in the
system. If more memory were available, then more sessions could be tracked. The
following diagram depicts how memory would be configured for session memory storage
without a TCP modification.

Figure 4: Memory Aligned Sessions

In Figure 4, it can be seen that there are 16384 sessions, each with 64 KB of
allocated space. The entire memory is a full 1 GB with the SDS occupying the first 64 B
and the packet storage residing in the remaining 65472 B. Assuming the Maximum
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Transfer Unit (MTU) of a packet is 1500-B then a single session storage location could
store up to 43 packets for the same session if memory did not have to be aligned on 16
byte boundaries. The Cell requires that memory be stored on 16 B boundaries when
performing a DMA transfer. This requirement causes some space to be wasted if one just
DMAs to the next available memory location on a 16 B boundary.
As an example, in the case of having all 1500-B packets belonging to the same
session then only 42 packets can be stored in a memory location that could potentially
store 43. The reason for this difference is that there is wasted space between stored
packets. The following diagram illustrates how space is wasted in the scenario of
receiving all 1500-B packets. In Figure 5, it can be seen that each 1500-B packet is
actually occupying an extra 4-B so that the next packet can be aligned on a 16-B
boundary. In Figure 5, it can be seen that each 1500-B packet is actually occupying an
extra 4-B so that the next packet can be aligned on a 16-B boundary. Figure 6 shows the
memory allocation calculation.

Figure 5: Memory Storage Example
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Figure 6: Memory Allocation Example

In the case of packets that are naturally aligned at 16-B boundaries there is no
wasted space in memory. To eliminate wasted space one could fetch the 16 B of memory
into the SPE, and the new packet would be sent via DMA without a gap in memory.
However, this operation of fetching data to fill a memory gap one adds a delay to wait for
the memory. If one just DMAs memory to the next available offset, then one does not
encounter the penalty of waiting for a memory fetch. This sessionization implementation
was not concerned with wasting a few bytes of memory per DMA because it allowed for
faster processing rates by avoiding extra DMAs.
As previously stated, one could keep track of TCP order information if the
session structure were modified slightly. By adding a separate memory section after the
SDS that stored TCP information one could keep track of the order of incoming traffic.
This change is extremely beneficial for applications that need to scan packet data in
order. It also solves the problem of scanning packets across their packet boundary with
no break in the flow of information. Figure 7 depicts the TCP modification of a single
session structure.

Figure 7: Modified TCP Storage Space
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The modified session structure reduced the amount of packet storage and included
a 16-KB TCP Data section. The TCP Data section merely stored the 4-B TCP sequence
number of a packet and a 4-B offset of where the packet resided in the packet storage
memory location. Eight bytes of space were reserved for future work and to align the
TCP data DMAs on a 16 byte boundary. By keeping track of the first TCP sequence
number in the SDS then one knows where the next chronological packet belongs. For
instance, if the first packet sequence number is 100031 and packet 100033 arrives before
100032 then one can compute that it belongs in the second TCP Data Location. The
packet can be stored anywhere in the packet storage section, and it is referenced in the
TCP data section. This scheme allows one to create a DMA list that does a scatter/gather
and reorders the packets by following the offsets in the TCP section.
In the scenario where an average packet size is 48 bytes for a random TCP
session, one can keep track of 1023 TCP packets without any problem with the TCP data
section and packet storage sections. In most real life scenarios the average packet size
will be much larger than 48 bytes. In the extreme with 1500-byte packets, one could
keep track of 31 packets with the current configuration. Again, if there were more
memory then one would easily be able to scale the design and keep track of many more
packets.

4.1.4

Streaming Framework

The streaming framework is one of the most important parts of the entire system.
It is the mechanism for getting traffic into the Cell and processing the DMA calls for
moving packets in and out of the SPEs and main memory. It also relates to the session
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aging scheme because DMA calls signaled when the sessions needed to be aged and
processed accordingly.
The streaming framework addressed the two processors on the cell. The first part
of the code focused on setting up the memory in the PPE and spawning threads
accordingly. The second part of the code focused on what the SPEs had to do. The PPE
was used as a controller to direct packets to the SPEs. The SPEs were kept in a wait
mode to accept traffic as it arrived and to process it as quickly as possible.
The PPE spawned individual threads for each SPE. The system was designed so
that the system could scale to any number of available SPEs and utilize any amount of
configured session memory. It was assumed that another system would perform a hash
on the packets before arriving to the system. The packets would be hashed and continue
into the Cell for processing. The hash is just a number that relates to any of the available
session structures in the memory scheme. Each SPE was assigned a range of hash values
that it could process. Each packet had its associated session hash and was sent to its
corresponding SPE for processing.
Upon receiving the packet, the SPE did a variety of checks to ensure that the SPE
was a packet that belonged to a session that it was tracking in memory. If the packet
belonged to a new session, then a new SDS had to be created. If the packet was part of a
session already being tracked then the SDS was retrieved via a DMA call from main
memory. The SDS was updated accordingly to register that a new packet was added.
The SDS was updated to specify where the next packet should go in the packet storage
space by updating the next packet offset location. The offset location was always aligned
to a 16-B boundary.
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Figure 8: Streaming Framework Flow

Figure 8 depicts the flow of the memory streaming framework. As the diagram
shows, the PPE is always pushing traffic to the SPEs. The SPEs are kept in a state that
continually processes packets as they arrive. The PPE buffers packets into 16-KB buffers
before sending them to the individual SPEs for processing. The reason for this
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configuration is to minimize the amount of DMA requests. Instead of sending many
small DMAs, one large DMA is sent which mitigates the effects of an increase in latency.
It should be noted that in the 16-KB chunk, packets can be of any size. The algorithm
devised has no difficulty processing DMA packets of an arbitrary length. Since packets
with a maximum size of only 1500-bytes were allowed there was no problem of ever
having a packet that was larger than 16KB. If a packet were larger than 16KB, then
multiple DMAs would have to be used to store the packet, or a DMA list could be
created.
The streaming framework was implemented with two different packet buffering
schemes. The first scheme utilized a shared buffer synchronized among the SPEs. The
second scheme used multiple buffers distributed asynchronously to all the SPEs. The
packet buffers were always 16-KB in size, but how the SPEs received the buffers and the
synchronization used made a difference in how the system performed. It is documented
that 16-KB buffers are the most efficient and maximum size for transferring DMAs to the
SPEs which is why this size was chosen [7].
.

4.1.4.1

Synchronous Shared Buffer Streaming Model

The first buffer streaming model used a shared buffer that was synchronized to all
of the SPEs. The same 16-KB buffer was sent from the PPU to all of the other SPEs.
The buffer consisted of random packets that were processed by the SPE to which its hash
value corresponded. Each SPE checked the hash values of each packet in the buffer and

35

went down the list individually to process them. If the hash value did not match
something the SPE should process, then the packet was skipped.
Figure 9 depicts the shared buffer being used by all of the SPEs. Once an SPE
completed going through every packet in the list it signaled to the PPU that it had
completed the buffer. The PPU waited until the other SPEs also signaled they were done
with that buffer. Once all of the SPEs were done, the PPE signaled back to the SPEs to
request the next shared buffer.

Figure 9: Shared Memory Buffer

4.1.4.2

Asynchronous Multi Distributed Buffer Streaming Model

The second streaming model used an asynchronous distributed multi buffer
model. This implementation was written to utilize the DMA engine more efficiently than
the shared memory model. Instead of using one 16-KB synchronized buffer across
multiple SPEs, many 16-KB asynchronous buffers were streamed instead. Once a SPE
finished a buffer it was ready to process the next available buffer. In addition, while the
SPE was operating on the current buffer, it was already requesting the next available. By
the time the first buffer was finished processing, the next buffer was already available for
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processing so that the SPE did not stall. Figure 10 depicts how the SPEs can have many
more buffers available for processing.

Figure 10: Distributed Buffer Model

The shared memory model used random packets that mapped to multiple SPEs.
The main difference with the distributed model was to separate the mixing of packets
before they arrived to the Cell. By masking bit parameters of packets as they arrive, a pre
binning could occur to map that packet to an SPE buffer. Performing this simple
operation allows the SPEs to operate asynchronously of each other in a distributed
fashion. In the case of the testing implementation, it was assumed that this function of
pre-binning would occur on the host supplying traffic. It is a built in hardware
accelerated feature that most high performance interconnect cards have. In addition to
allowing SPEs to run asynchronously, it now allows the system to be scalable to multiple
nodes.
The method of pre-binning ensures that all sessions are delivered to the correct
system and the correct SPEs. The shared memory model does not allow the system to
scale as nicely as the distributed model. In the shared model, if one packet from a session
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got sent to one system and another packet from the same session were sent to another
system then the system fails. The system that performs pre-binning is nothing more than
another sessionizer that sits in front of the system with as many large bins as there are
SPEs. The bins correspond to the next chain of SPEs that will process the contents.
Achieving the desired rate for processing a link of traffic becomes merely a matter of
scaling the system to enough nodes.

4.1.5

Session Aging Scheme

Session aging was needed because there was a lack of memory on the Cell
processor for handling large numbers of session streams. If a new session arrived that
mapped to a preexisting hash of a session then the hash collision had to be handled with
accordingly. The session aging scheme was a means for ending sessions to make room
for new sessions.
If the Cell processor were equipped with an infinite amount of memory then one
would never need to age a session, and sessions could be stored forever. Since memory
is limited and session storage filled up quickly, memory had to be flushed clean to allow
for more sessions. This is just a product of the hash table mapping to multiple sessions
quickly. In the future when memory is more available for this architecture and other
similar ones that arise, aging will have to occur less.
There are a large variety of possible aging schemes. One could age on time,
storage requirements, packet information or a combination of all. For testing purposes
the aging scheme was kept very simple. If a session buffer collided with another mapped
session then the session was either aged or dropped depending on storage requirements.
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If a session was already more than half full, and a new session collided with its
hash space, then the old session was aged, and the new session stored. If a new session
mapped to an old session space, and the storage was not full enough then that session was
dropped. A collision count was also kept on all session storage spaces for each new
session. If the session had many collisions but never aged, then it was aged because it
was using up space for too long. A session was always aged when its buffer became full.
If one wanted to age on time then it would not be a problem. A tick count of the
time could be kept for each session in the local store of the SPE. When a new buffer of
packets arrives into the SPE, the session expiration can be checked before processing and
aging. In addition, if a session has certain content in its header then it would also be very
possible to age a session. Looking for a fin flag in the TCP header to know a session is
complete is just one reason to age a session.

4.2. Testing
A UDP packet generator was created on the PPE of the Cell Processor for
simulating network traffic. The packet generator was configurable in the sense that it
could generate any number of sessions with any number of packets. It also had control
on forcing sessions to map to different hash locations to view the effects of aging. The
purpose of the testing environment was to ensure that packets were being stored properly.
The packet generator created an IPv4 compliant packet header with all the
necessary information for sending a packet. The payload of the generated packet could
be set to any length with any desired information. The packet payload was either filled
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with the contents of a continuous file, known character strings or random data with no
significance.
When stopping the sessionizing system, one had the option to view the contents of
all packet streams visually. This feature allows verification that all packets were being
aligned. A benefit of visually inspecting the storage memory was that any errors that
arose became apparent very quickly.
The system assumed that infiniband would be the main method for getting real
traffic onto the system. With this in mind, the packet generator stored packets into a
similar memory structure that infiband stacks implement. The SPEs read from this
memory location to simulate that traffic had arrived externally. In the future, using real
traffic should be as easy as referencing the correct memory locations and putting in the
correct signaling controls.

4.3. Chapter Summary
This chapter discussed the actual implementation of the PS3 based sessionization
system. The session data structures, shared vs. distributed streaming frameworks,
memory management, aging scheme and testing environment were discussed in detail.
An emphasis was placed on the two different streaming models. The shared streaming
model synchronized all SPEs to the same buffer for processing. In contrast, the
distributed streaming model allowed the SPEs to run asynchronously of each other so that
they were constantly fed packets. The testing environment utilized a combination of
random packets and simulated sessions with the ability to visually inspect sessions as
well as perform checksums.
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Chapter 5

Results and Discussion

The following chapter discuses the results of the PS3 implemented Cell based
network sessionizer. The network sessionizer was tested with a variety of simulated
traffic scenarios. The scenarios were used to gauge the maximum and minimum
performance that the system could achieve given various configurations. This chapter
discusses the worst, best and typical expected results achieved using the sessioner. This
section is broken into two parts that focus on the synchronous streaming framework
shared buffer implementation and the asynchronous distributed buffer method. The
results show that the shared buffer implementation does not scale while the distributed
buffer implementation is a more efficient design that does scale.
The system was tested with generated packets, and verified to work without any
problems. The system was set to run over time, iterating multiple times to push random
packets and have the system sessionize. The expected sessions processed, and packet
counts were always what were expected. The system handled variable length packets
without any problems. Upon visually inspecting the memory locations for select
sessions, the contents were always as predicted and checked. Checksums on the data
were also created to verify that what was generated was still stored properly and retrieved
properly. It was verified that the system worked as intended and could process packets at
the rates calculated.

5.1. Synchronized Shared Buffer Implementation
The first implementation of the sessionizer synchronized all of the SPEs together
and read from a single shared packet buffer. The design was later modified to use the
41

session data structure stored in local store optimization. The optimization cached the
session information in the local store which avoided a read and write of the session
structure for every packet processed. This optimization avoided two DMA calls for every
packet which enhanced performance.
In each test case the SPEs were structured to keep track of 2048 sessions with a
session depth of 16384 bytes. This number was chosen because it maximized the number
of sessions capable of being stored, as well as allowed the system to be scaled in a linear
manner without running out of memory on the PS3. The SPEs could be used to track
2048, 4096, 6144 or 8192 sessions depending on the number of SPEs running. The
system iterated over multiple gigabytes of traffic that were composed of same length
packets. Packet length ranged from 40-byte packets to 1500-byte packets for one through
four SPEs operating. For understanding how each SPE responded to the traffic, the same
buffer content was given to each SPE, but a different hash value was forced for each
session lookup.

5.1.1

Single SPE Baseline

The system was first tested with an unoptimized version of the code. The code
used mailboxes to synchronize all of the SPEs together to the same packet buffer. In
Figure 11, it can be seen that the maximum bandwidth achieved was approximately 3
Gb/s. Figure 12, shows a closer resolution of the actual points for a packet size of 1200 –
1500 bytes. While the first graph gives the impression that the system is capable of 3
Gb/s, it can be seen that the system really baselines at 2.2-2.3 Gb/s. A logarithmic curve
was applied to the data, and trended fairly well as shown by the r-squared value.
42

Assuming an average packet size for a particular dataset, one achieves a logarithmic trend
for a single SPE.

Figure 11: Synchronized Buffer with 1 SPE and No Optimizations with 2048 Sessions

Figure 12: Detailed Section of Figure 11 from 1200 - 1500 Byte Packets
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In Figure 13, a single SPE was run with the session data structure local store
optimization. As expected the SPE processed the packet traffic at a higher bandwidth.
Upon viewing Figure 14, where the data resolution is finer and comparing against Figure
12, it can be seen that the performance was actually increased by 500 Mb/s.

Figure 13: Synchronized Buffer with 1 SPE and SDS Optimization with 2048 Sessions
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Figure 14: Detailed Section of Figure 13 from 1200 - 1500 Byte Packets

5.1.2

Multiple SPE Scaling

In Figures 15-17 it can be seen that there is not much improvement when the
system is scaled across multiple SPEs. One would have expected that the system
performance would scale as more SPEs were added to the system. It was found that the
system was stalling at the rate of the slowest SPE because of the nature of the
synchronization. The SPEs would process the large buffer, and upon completion each
would signal when it was ready for a new buffer. The system did not gain any
improvement when all SPEs processed a large buffer in parallel because they all had to
wait on the slowest SPEs. The algorithm was rewritten to allow the SPEs to run
asynchronously of each other with their own buffers to process.

45

Figure 15: Synchronized Buffer with 2 SPE and No Optimizations with 4096 Sessions

In Figures 15-17 the maximum bandwidth achieved hovers around 2 – 2.5 Gb /s.
As each SPE was added it processed an additional 2048 sessions, but only achieved the
same bandwidth as the single SPE case. This performance indicates that the system was
bound by the synchronization and accesses to the memory. There was no real gain in
performance because even though more sessions were being processed the ultimate
bandwidth was the same as the single case.
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Figure 16: Synchronized Buffer with 3 SPE and No Optimizations with 6144 Sessions

Figure 17: Synchronized Buffer with 4 SPE and No Optimizations with 8192 Sessions

47

5.1.3

Local Store Optimization Results

Figure 18 illustrates that, when the SDS optimization was applied to two
synchronized SPEs sharing the same buffer, there was no performance increase. It can be
seen in Figure 18 that there is a substantial dip in performance from packets 600 -1000
bytes. Again, this performance illustrates that synchronizing the SPEs together to a
single buffer is not an ideal coding implementation. The system is stalling, and the
performance degrades compared to the base case of a single SPE without any
optimizations. In this particular scenario the optimization actually allows the
computation to finish before the DMA transfer finishes. However, since the DMA has
not completed, the system stalls, and a performance decrease is observed.

Figure 18: Synchronized Buffer with 2 SPEs and LS SDS Optimization with 4096 Sessions
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5.2. Asynchronous Multi Distributed Buffer Implementation
The sessionization algorithm was modified to allow each SPE to run
asynchronously of the others. In addition the SDS optimization was applied to all future
testing scenarios because of the demonstrated performance benefit, as seen in the
previous section. The system was also redesigned to perform multi buffering so that
there were always buffers waiting to be processed by the system. This change was
designed to keep the system from stalling, and always processing. The following
subsection shows how well multi-buffering asynchronously with the SDS optimization
enhanced the system.

5.2.1

Single SPE Baseline

In Figure 19 the performance of the new asynchronous multi buffer
implementation peaks at 7.5 Gb /s for packets that are on average 1500 bytes in size. In
almost every case the system is operating twice as fast as the original system that used a
single buffer. In the unlikely case that all internet traffic collected was 40 bytes long the
system would run at 800 Mb/s. In more ideal cases when packets are on average larger
than 40 bytes the system would run well above 1 Gb/s.
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Figure 19: Asynchronous multi-buffer with 1 SPE and SDS LS Optimization with 2048 Sessions

5.2.2

Multiple SPE Scaling

The next set of test cases investigated the effects of scaling the new
implementation across multiple SPEs. In Figures 20, 21, and 22 the system did scale as
more SPEs were introduced into the system. The largest increase in performance
occurred when going from 1 SPE to 2 SPEs. The increase in bandwidth processing was
not as significant from 2 to 3 and 3 to 4 SPEs. In Figure 20, the system has nearly
doubled in ability to process sessions. Two SPEs were capable of processing 4096
sessions at a max rate of 13 Gb/s. For these tests the bandwidth was split evenly among
the SPEs. Each SPE processed half of what was graphed for each packet size. For
example each SPE processed 800 Mb/s for the 40-byte packet case and 6.5 Gb/s for the
1500-byte packet case. The workload was always split evenly among the SPEs.
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Figure 20: Asynchronous multi-buffer with 2 SPEs and SDS LS Optimization with 4096 Sessions

When a third SPE was added to the sessionizing system the increase in
performance was not as drastic as adding the second SPE. The system went from
processing 4096 sessions at 13 Gb/s to processing 6144 sessions at 17 Gb/s. Figure 21
illustratates how the performance has increased with the addition of another SPE. Each
SPE operated at approximately 5.6 Gb/s when 3 SPEs were running.
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Figure 21: Asynchronous multi-buffer with 3 SPEs and SDS LS Optimization with 6144 Sessions

Figure 22 shows the results of adding a fourth SPE to the system. The system is
capable of processing 8192 sessions at 20 Gb/s. Now with 4 SPEs running the system
operated at approximately 4 Gb/ s per SPE for the 1500-byte packet cases. With each
additional SPE added, the system gained a few Gb of bandwidth and 1024 session spaces.
It was interesting to note that the system did not scale at the same multiple for each
additional SPE. It seems likely that each additional SPE added a minimal amount of
overhead for managing the asynchronous buffers. With each additional SPE added the
overall system bandwidth increased, but per SPE processing bandwidth slightly
decreased.
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Figure 22: Asynchronous multi-buffer with 4 SPEs and SDS LS Optimization with 8192 Sessions

5.2.3

Commercial System Test

In chapter 3 a commercial system was proposed which includes an x86 system to
supply the Cell with network traffic via infiniband cards. While this thesis focuses on a
PS3 implementation, there was some testing of a high performance Cell connected to a
high performance server. Code was written to send bulk data transfers from an x86 to the
Cell via a single infiniband queue-pair. This test demonstrated that data could be sent
from a host system into the Cell at rates of 10 Gb/s. Difficulty was encountered in
creating a system that could perpetually stream data. The system was capable of only
sending bursts of Gb/s traffic so sessionization research was limited to the PS3
implementation already described, which lacked a connected server. While it was
possible to transfer data in bursts of the desired rates, code refinement would be required
for a commercial setting. This issue was solely due to testing with preliminary new
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technology that was not mature at the time of testing. In the future, when the technology
has advanced it should not be a problem to transfer continuously streaming traffic.

5.3. Chapter Summary
This chapter discussed the results of the sessionizing prototype. It illustrated that
the implementation of the sessionizer was very dependent on how it received buffers of
packets to process. The first implementation used a shared buffer split among multiple
SPEs. It was observed that the performance of the system was as fast as the slowest
processing SPE. In addition, as each SPE was added to this less than optimal buffering
scheme the system performance actually decreased. The session data structure cached in
local store enhancement was used on this design and demonstrated an improvement for
the single SPE case. When the SDS LS was applied to the multiple SPE cases using a
single shared buffer it did not offer any performance increase.
The buffer processing mechanism was rewritten to pre-buffer data for each of the
SPEs so that they always had packets available for processing. In addition the multiple
buffers were controlled by an asynchronous pthread for each individual SPE. For the
base case of a single SPE the performance nearly doubled. When a second SPE was
added the system was processing data well above 10 Gb/s. When four SPEs were used
the system was operating at 20 Gb/s and capable of processing 8144 sessions.
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Chapter 6

Conclusions and Future Work

6.1. Conclusion
This work’s main purpose was to investigate the applicability of the Cell
processor as a network sessionizer so it could be used to preprocess packets for cross
packet inspection. The sessionizing system was first designed to take in a single large
buffer of network traffic and split the load among multiple SPEs. This design was less
than optimal because, as the system was scaled, the performance degraded. It was found
that synchronizing all of the SPEs to a single buffer for processing caused the system to
go as fast as the slowest processing SPE. This implementation should be avoided if
performance is a concern and scaling is desired.
The system was redesigned to allow each SPE to operate independently of the
other SPEs. Each SPE was given multiple network buffers to process asynchronous to
the other SPEs, which resulted in a system that scaled extremely well. In addition, the
system was designed to multi buffer continuous traffic so that the SPEs were constantly
fed traffic. In addition, a memory transfer optimization was introduced into the system to
limit the number of small data fetches and stores. The session data structure optimization
allowed the system on average to achieve nearly 500 Mb/s of performance by simply
storing recently used sessions. It was found that with 4 SPEs running on a PS3 the
system could track 8192 sessions at a session depth of 16KB at the worst possible case of
2.5 Gb/s. In more realistic cases when the average traffic load is higher than 40 bytes,
one can expect to exceed this minimum and achieve speeds around 5 Gb /s per PS3 with
4 SPEs running in parallel.
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The low amount of available memory on the PS3 limited the number of maximum
sessions that could be simultaneously tracked. However, in a future system with more
memory, one can expect to process more sessions. The system was not computationally
bound but rather was bound by the amount of memory available. It should be noted that
session sizes of 1024 per SPE were selected because this memory granularity was most
useful for testing. If one wanted more or fewer sessions per SPE, session storage depth
could be adjusted.
By storing the TCP number of incoming packets in the session data structure, it
was relatively simple to order incoming TCP data. While the idea was implemented, it
needs more testing which is discussed in the section. However, the concept of storing the
TCP number and reordering packets is very promising for ordered sessions.
This work was very experimental and requires a fair amount of fine tuning and
future research to be implemented in a full-fledged real system. However, the
experiments demonstrated that the Cell processor was very capable of sessionizing
network traffic at speeds in the Gb/s with the potential to track more sessions as more
memory is made available to the Cell. This initial work has proven to be successful and
has proven to be a solid base to propel the need for future work and research.

6.2. Future Work
Many parts of the sessionization system can be refined yielding many paths for
future research. In addition, full integration of the sessionizer into other systems that can
benefit from its preprocessing is needed. Research in new hashing techniques, different
session aging and retrieval schemes, and processing of other protocols is all needed work.
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6.2.1

Hashing

The initial hashing function was a very simple XOR function that hashed the 4tuple of a packet together. While this function was effective in mapping sessions to
corresponding locations in memory, different hash functions could be evaluated. A
different hash function may yield better results for dispersing sessions across memory.
Different hash functions may allow for fewer collisions which in turn causes aging to
occur less. With less session aging, one can expect an increase in the potential
processing bandwidth.

6.2.2

Session Aging and Retrieval

The current session storage scheme utilized a pre-allocated memory structure which
stored a fixed number of sessions with a fixed session depth. The problem with this
structure is that it is wasteful with memory. If a session is considerably smaller than the
space allocated for it, much of the other space is then wasted until a new session utilizes
this space.
It would be ideal to find a dynamic session aging and storage scheme that could
adapt to the memory requirements of a session. A dynamic memory scheme to utilize
memory in an efficient manner could track many more sessions. The problem with this
scheme is that session retrieval and aging as well as memory reallocation become very
difficult problems. With a static memory model it is trivial to locate a session, but with a
dynamic session memory scheme locating sessions becomes far more complex.
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6.2.3

Different Protocols

UDP and TCP packets were the protocols of concern for this thesis. It was found
that the sessionizer could easily handle both of these protocols. In addition to these two
types of protocols, there are many more that could be sessionized. One example of a
protocol for future research would be the sessionization of voice over internet protocol
(VOIP). One could capture hundreds of simultaneous VOIP traffic sessions for
processing in real time.

6.2.4

Integration and Future Architectures

The most important work of all would be to integrate the sessionizer with a packet
scanner. A fully integrated system would collect packets, sessionize them and feed the
packets into a traditional packet scanner. The packet scanner could then process whole
sessions at a time looking for deep content across packet boundaries. Once this
integrated sessionization system is designed, it could be applied to future Cell based
architectures which should offer higher bandwidth and better scaling opportunities.
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